

REMARKS

Claims 1-20 were pending when the last Office Action was mailed. Applicant has amended claims 1, 8, and 15 to more distinctly claim applicants' technology. Applicant has not added or canceled any claims. Accordingly, claims 1-20 remain pending.

The last Office Action rejected claims 1, 3-8, 10-16, and 18-20 under 35 U.S.C. § 103(a) over US Patent No. 6,754,899 ("Stoye") in view of US Patent No. 6,438,672 ("Fischer") and in further view of US Patent No. 4,493,036 ("Boudreau").

The Examiner's Reply to applicant's appeal brief rejected claims 2, 9, and 17 under 35 U.S.C. § 103(a) over the combination of Stoye, Fischer, Boudreau, and US Patent Application No. 2003/0033490 ("Gappisch"). Applicant respectfully traverses all rejections. Nevertheless, applicant amends claims 1, 8, and 15. No new matter has been added.

Claims 1-7 recite "data segment configured to store flow control parameters and numerical arithmetic of the microprocessor unit that were originally stored in the internal memory unit, wherein a storage capacity of the data segment included in the external memory unit is substantially equal to a storage capacity of the internal memory unit." The applied references, either individually or in combination, do not disclose or suggest at least these features. Although applicant's arguments shall be directed to the alleged combination of the applied references, it is necessary to first consider the individual disclosures of these references, in order to ascertain what combination, if any, could be made from them.

Stoye is directed to a communication system that comprises multiple processors that compete for memory access. (Stoye, abstract, lines 1-4.) Stoye indicates that the

32052-8721.US00/LEGAL15135579.2

multiple processors are "coupled together and to a common memory, which contains the [processor's] code and data, flow tables, data buffers, and data structures." (Stoye, col. 1, lines 20-26.) The examiner indicates that the contents of the memory (i.e., the "code and data, flow tables, data buffers, and data structures") as indicated in Stoye is equivalent to the flow control parameters and numerical arithmetic indicated in claim 1.

Even assuming for the sake of argument that this is true, Stoye merely indicates that a memory shared by multiple processors contains such flow control parameters and numerical arithmetic. However, in contrast to claim 1, Stoye does not indicate, suggest, or motivate a teaching that the control parameters and numerical arithmetic were "originally stored in an internal memory unit" associated with the processor as claims 1-7 recite. Moreover, as the Office Action suggests, Stoye does not even indicate an internal memory unit that is accessibly only by the microprocessor unit. (Office Action, page 3.) For at least these reasons, claims 1-7 are distinguishable from Stoye.

Fischer does not remedy this shortcoming. Fischer is directed to a "flexible memory overlaying apparatus" that monitors memory access requests from a processor and redirects the request to "appropriate addressable circuits to provide faster access to the information." (Fischer, abstract, lines 1-8.) Fischer discloses the use of a "smaller" memory between a processor and a "slower main" memory. (Fischer, col. 1, lines 40-44.) Fischer further indicates that a "hierarchical division is made" within the smaller memory yielding one "smaller and faster [memory] ... embedded in the processor" and one "larger amount of memory external to the processor." (Fischer, col. 1, lines 45-51.) Accordingly, Fischer merely indicates that a memory unit is split into two memory units, with one memory unit embedded within a processor and another memory unit external to the processor. However, in contrast to claim 1, Fischer does not teach or even

suggest that the external memory unit includes a "data segment configured to store flow control parameters and numerical arithmetic of the microprocessor unit that were originally stored in the internal memory unit," as claims 1-7 recite. Additionally, Fischer does not indicate at all that the "storage capacity of the data segment included in the external memory unit is substantially equal to a storage capacity of the internal memory unit" as claims 1-7 recite. Therefore, claims 1-7 are clearly distinguishable from Fischer.

The Office Action indicates nowhere in Boudreau as overcoming these deficiencies in Stoye and Fischer. Consequently, the cited references individually and in combination do not disclose or suggest these features. Therefore, claims 1-7 patentably define over the applied references and applicant respectfully requests reconsideration.

Claims 8-14 recite "data segment configured to store flow control parameters and numerical arithmetic of the microprocessor unit that were originally stored in the internal memory unit." As discussed above, these features are not disclosed or suggested either individually or in combination by the cited references. Therefore, claims 8-14 patentably define over the applied references and applicant respectfully requests reconsideration.

Claims 15-20 recite "data segment stores flow control parameters and numerical arithmetic of the microprocessor unit that were originally stored in the internal memory unit, further wherein a storage capacity of the data segment is substantially equal to a storage capacity of the internal memory unit." As discussed above, these features are not disclosed or suggested either individually or in combination by the cited references.


Therefore, claims 15-20 patentably define over the applied references and applicant respectfully requests reconsideration.

Applicant may not have responded to every rejection, but does not concede any rejection not responded to. Applicant reserves its right to respond to any such rejections later.

In view of the above remarks, a specific discussion of the dependent claims is considered to be unnecessary. Therefore, applicant's silence regarding any dependent claim is not to be interpreted as agreement with, or acquiescence to, the rejection of such claim or as waiving any argument regarding that claim.

In view of the foregoing, the pending claims are patentable over the applied art. The applicants accordingly request reconsideration of the application and a mailing of a Notice of Allowance. If the Examiner has any questions or believes a telephone conference would expedite prosecution of this application, the Examiner is encouraged to contact Rajiv P. Sarathy at (206) 359-6478.

Respectfully submitted,
Perkins Coie LLP


Rajiv P. Sarathy
Registration No. 55,592

Date: January 26, 2009

Correspondence Address:

Customer No. 25096
Perkins Coie LLP
P.O. Box 1247
Seattle, Washington 98111-1247
(206) 359-8000